

In re application of: Rosengaus et al.

Attorney Docket No.: KLA1P001C1

Application No.: 09/474,941

Examiner: Rosenberger, R.

Filed: December 30, 1999

Group: 2877

Title: SYSTEM AND METHOD FOR

INSPECTING SEMICONDUCTOR

**WAFERS** 

**CERTIFICATE OF MAILING OR TRANSMISSION** 

I hereby certify that this correspondence and the documents and/or fees referred to as attached therein are being deposited with the United States Postal Service as First Class Mail in an envelope addressed to: Commissioner for Patents, Washington, DC 20231, or are being facsimile transmitted to the U.S. Patent and Trademark Office, on August 16, 2001.

nelson 72 Lara M. Nelson

## <u>REQUEST FOR CONTINUED EXAMINATION (RCE)</u> **UNDER 37 CFR §1.114**

Commissioner for Patents

Box RCE

Washington, DC 20231

This is a Request for Continued Examination (RCE) of the above-identified application.

NOTE: If the above-identified application was filed prior to May 29, 2000, applicant may wish to consider filing a continued prosecution application (CPA) under 37 C.F.R. §1.53(d) instead of an RCE to be eligible for the patent term adjustment provisions of the AIPA.

#### 1. Submission required under 37 C.F.R. §1.114:

	a.	i. ii. iii.	Previously submitted  Consider the amendment/reply under 37 C.F.R. §1.116 previously filed on  (Any unentered amendment referred to above will be entered.)  Consider the arguments in the Appeal Brief or Reply Brief previously filed on  Other
8/21/2001	b.	i. ii. iii. iv.	Enclosed  Amendment/Reply Affidavit/Declaration Information Disclosure Statement with Form PTO-1449 Copies of IDS Citations Other
U, CI, EVVI	IDEST	1117 AAA	VVVI V/TI/TX
1.77 179			710.00 OP

2. Fees: (The RCE fee is required at the time the RCE is filed.)

Fee Calculation (37 CFR §1.16)

	(Col. 1) Claims Remaining After Amendment		(Col. 2) Highest Number Previously Paid For	(Col. 3) Present Extra	Rate	Additional Fee
TOTAL	32	MINUS	22	= 10	x 18 =	180.00
INDEP.	07	MINUS	04	= 3	x 80 =	240.00
Fe	710.00					
	710.00					
	1,130.00					

- a. Applicant hereby petitions for a 1month extension of time.
- b. Applicant believes that no (additional) extension of time is required; however, if it is determined that such an extension is required, Applicant hereby petitions that such an extension be granted and authorizes the Director to charge the required fees for an extension of time under 37 CFR §1.136 to Deposit Account No. 500388.
- c. Enclosed is our Check No. 12084in the amount of \$1,240.00 to cover the RCE fee, any additional claim fee and/or extension of time fees.
- d. The Director is authorized to charge any fees beyond the amount enclosed which may be required, or to credit any overpayment, to Deposit Account No. 500388 (Order No. KLA1P001C1)
- 3. Please continue to send correspondence to the following address:

Customer Number 022434
BEYER WEAVER & THOMAS, LLP
P.O. Box 778
Portrology CA 04704 0778

Berkeley, CA 94704-0778 Telephone (650) 961-8300 Fax (650) 961-8301 22434

ZZ434

Date: August 16, 2001

Phillip P. Lee

Registration No. 46,866

**PATENT** 

# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: Rosengaus et al.

Attorney Docket No.: KLA1P001@

Application No.: 09/474,941

Examiner: Rosenberger, R.

Filed: December 30, 1999

Group: 2877

Title: SYSTEM AND METHOD FOR INSPECTING SEMICONDUCTOR

**WAFERS** 

**CERTIFICATE OF MAILING** 

I hereby certify that this correspondence is being deposited with the United States Postal Service as First Class Mail to: Assistant Commissioner for Patents, Washington, DC 20231 on August 16, 2001.

Printed Name: Lara M. Nelson

### <u>AMENDMENT C</u>

**Assistant Commissioner for Patents** Washington, D.C. 20231

Dear Sir:

The Examiner is respectfully requested to enter the following amendments and consider the following remarks.

#### IN THE CLAIMS:

Please **AMEND** claims 1, 6, 9 and 17 as follows:

- 1. An integrated circuit manufacturing system comprising:
- (a) a plurality of interrelated integrated circuit manufacturing tools capable of operating in parallel on a plurality of semiconductor wafers, wherein the plurality of interrelated integrated circuit manufacturing tools comprise a cluster tool;
- (b) a modular optical inspection system disposed proximate to a window of a cooling stage of the plurality of interrelated integrated circuit manufacturing tools, the modular optical inspection system being outside of a vacuum processing environment, the modular optical inspection system including

